


# コンピュータ構成と設計（４）

## CPU 構成要素の設計

李 亜民

2022 年 10 月 17 日 (月)

# コンピュータとコンピュータシステム



# 20 RISC-V 命令のまとめ

1. `add rd, rs1, rs2` # `rd <- rs1 + rs2`
2. `sub rd, rs1, rs2` # `rd <- rs1 - rs2`
3. `slt rd, rs1, rs2` # `rd <- rs1 < rs2 (signed)`
4. `xor rd, rs1, rs2` # `rd <- rs1 ^ rs2`
5. `or rd, rs1, rs2` # `rd <- rs1 | rs2`
6. `and rd, rs1, rs2` # `rd <- rs1 & rs2`
7. `slli rd, rs1, shamt` # `rd <- rs1 << shamt`
8. `srli rd, rs1, shamt` # `rd <- rs1 >> shamt`
9. `sraiw rd, rs1, shamt` # `rd <- rs1 >>>shamt`
10. `jalr rd, rs1, imm` # `rd <- pc+4; pc <- rs1+imm`
11. `addi rd, rs1, imm` # `rd <- rs1 + imm`
12. `xori rd, rs1, imm` # `rd <- rs1 ^ imm`
13. `ori rd, rs1, imm` # `rd <- rs1 | imm`
14. `andi rd, rs1, imm` # `rd <- rs1 & imm`
15. `lw rd, imm(rs1)` # `rd <- memory[rs1+imm]`
16. `sw rs2, imm(rs1)` # `memory[rs1+imm] <- rs2`
17. `beq rs1, rs2, label` # `if (rs1==rs2) pc <- label`
18. `bne rs1, rs2, label` # `if (rs1!=rs2) pc <- label`
19. `jal rd, label` # `rd <- pc+4; pc <- label`
20. `lui rd, imm` # `rd <- imm,000000000000`

# RV32I Base Instruction Set Encoding



0000000	rs2	rs1	000	rd	0110011	1.	add
0100000	rs2	rs1	000	rd	0110011	2.	sub
0000000	rs2	rs1	010	rd	0110011	3.	slt
0000000	rs2	rs1	100	rd	0110011	4.	xor
0000000	rs2	rs1	110	rd	0110011	5.	or
0000000	rs2	rs1	111	rd	0110011	6.	and
0000000	shamt	rs1	001	rd	0010011	7.	slli
0000000	shamt	rs1	101	rd	0010011	8.	srli
0100000	shamt	rs1	101	rd	0010011	9.	srai
imm[11:0]		rs1	000	rd	1100111	10.	jalr
imm[11:0]		rs1	000	rd	0010011	11.	addi
imm[11:0]		rs1	100	rd	0010011	12.	xori
imm[11:0]		rs1	110	rd	0010011	13.	ori
imm[11:0]		rs1	111	rd	0010011	14.	andi
imm[11:0]		rs1	010	rd	0000011	15.	lw
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	16.	sw
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	17.	beq
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	18.	bne
imm[20 10:1 11 19:12]				rd	1101111	19.	jal
imm[31:12]				rd	0110111	20.	lui

即値 `immed` 回路



(Immediate)

の設計



# RISC-V addi, xori, ori, andi



# RISC-V slli, srli, srai





# RISC-V SW






# RISC-V lui





# RISC-V 即値 imme



imme for `addi`, `xori`, `ori`, `andi`, `slli`, `srli`, `srai`, `sw`, `lui`

# RISC-V 即値 imme の回路



# RISC-V 即値 imme の回路

```
module imme (inst,alui,imm); // 32-bit immediate
  input  [1:0] alui;
  input  [31:0] inst;
  output [31:0] imm;

  assign imm = get_imm(inst,alui);

  function [31:0] get_imm;
    input [31:0] inst;
    input [1:0] alui;
    case(alui)
      2'b00: get_imm = {{21{inst[31]}},inst[30:20]}; // addi,xori,ori,andi,lw
      2'b01: get_imm = {27'b0,          inst[24:20]}; // slli,srli,srai
      2'b10: get_imm = {{21{inst[31]}},inst[30:25],inst[11:7]}; // sw
      2'b11: get_imm = {inst[31:12],12'b0};           // lui
    endcase
  endfunction
endmodule
```

## レジスタファイル

## (Register File)

## の設計

# add (Add) 命令

31	25	24	20	19	13	14	12	11	7	6	0
func7		rs2		rs1		func3		rd		opcode	
0000000		rs2		rs1		000		rd		0110011	

```
add rd, rs1, rs2    # rd <- rs1 + rs2
```


**命令の意味:** レジスタ **rs1** に格納されている値とレジスタ **rs2** に格納されている値を加算して、その結果をレジスタ **rd** に格納する。

例:

```
add x8, x6, x7 # x8 <- x6 + x7
```

# レジスタファイルが必要

# レジスタファイルが必要




## 命令の例

`add rd, rs1, rs2 # rd <- rs1 + rs2`

**命令の意味:** レジスタ **rs1** に格納されている値とレジスタ **rs2** に格納されている値を加算して、その結果をレジスタ **rd** に格納する。

# レジスタファイル





32ビットの  
レジスタ32本(x0 ~ x31)  
ただし、常に  $x0 = 0$

- rna[4:0] — register number of read port A
- rnb[4:0] — register number of read port B
- qa[31:0] — data output of read port A
- qb[31:0] — data output of read port B
- wn[4:0] — register number of write port
- d[31:0] — data input of write port
- we — write enable



# dff の回路

- D フリップフロップ (D Flip Flop — DFF)
  - ▶ クロック信号の立ち上がり (0 から 1 への遷移) の直前のデータ入力 (d) の値が記憶され、出力 (q) に出力される。
- シンボルと波形



clrn: 0 のとき dff をクリアします (出力  $q = 0$ )



# dffe の回路

- DFFE — イネーブル (E) 付き DFF

- ▶  $E = 1$ : DFFE = DFF


- ▶  $E = 0$ : 保存禁止

- シンボルと波形




clrn: 0 のとき dffe をクリアします (出力  $q = 0$ )


# dffe32 の回路



# reg32 の回路



# レジスタファイルの回路



- rna[4:0] — register number of read port A
- rnb[4:0] — register number of read port B
- qa[31:0] — data output of read port A
- qb[31:0] — data output of read port B
- wn[4:0] — register number of write port
- d[31:0] — data input of write port
- we — write enable


# レジスタファイルの回路

```
module regfile (rna,rnb,d,wn,we,clk,clrn,qa,qb); // 32x32 regfile
    input  [31:0] d; // data of write port
    input  [4:0] rna; // reg # of read port A
    input  [4:0] rnb; // reg # of read port B
    input  [4:0] wn; // reg # of write port
    input          we; // write enable
    input          clk, clrn; // clock and reset
    output [31:0] qa, qb; // read ports A and B
    reg    [31:0] register [1:31]; // 31 32-bit registers
    assign qa = (rna == 0)? 0 : register[rna]; // read port A
    assign qb = (rnb == 0)? 0 : register[rnb]; // read port B
    always @(posedge clk or negedge clrn) // write port
        if (!clrn)
            register[0]  <= 0; // reset
            ... .. // clear registers 02 - 30
            register[31] <= 0; // reset
        else
            if ((wn != 0) && we) // not reg[0] & enabled
                register[wn] <= d; // write d to reg[wn]
endmodule
```

# レジスタファイル回路のテストベンチ

```
'timescale 1ns/1ns
module regfile_tb;
    reg  [4:0] rna,rnb,wn;
    reg  [31:0] d;
    reg      we,clk,clrn;
    wire [31:0] qa,qb;
    regfile rf (rna,rnb,d,wn,we,clk,clrn,qa,qb);
    initial begin
        clk = 0; clrn = 0;
        #2 clrn = 1; we = 1; d = 32'hffff0000; wn = 0; rna = 0; rnb = 5'd31;
        #4 we = 0;
        #2 we = 1;
        #58 $stop;
    end
    always #1 clk = !clk;
    always #2 d = d + 1;
    always #2 wn = wn + 1;
    always #2 rna = rna + 1;
    always #2 rnb = rnb + 1;
endmodule
```

# レジスタファイル回路の波形



```
initial begin
    clk = 0;   clr_n = 0;
    #2 we = 1; d = 32'hffff0000;
    wn = 0;   rna = 0;   rnb = 5'd31;
    #4 we = 0;
    #2 we = 1;
    #58 $stop;
end
always #1 clk = !clk;
always #2 d = d + 1;
always #2 wn = wn + 1;
always #2 rna = rna + 1;
always #2 rnb = rnb + 1;
```




# 20 RISC-V 命令のまとめ

1. add rd, rs1, rs2 # rd <- rs1 + rs2
2. sub rd, rs1, rs2 # rd <- rs1 - rs2
3. slt rd, rs1, rs2 # rd <- rs1 < rs2 (signed)
4. xor rd, rs1, rs2 # rd <- rs1 ^ rs2
5. or rd, rs1, rs2 # rd <- rs1 | rs2
6. and rd, rs1, rs2 # rd <- rs1 & rs2
7. slli rd, rs1, shamt # rd <- rs1 << shamt
8. srli rd, rs1, shamt # rd <- rs1 >> shamt
9. sraiw rd, rs1, shamt # rd <- rs1 >>>shamt
10. jalr rd, rs1, imm # rd <- pc+4; pc <- rs1+imm
11. addi rd, rs1, imm # rd <- rs1 + imm
12. xori rd, rs1, imm # rd <- rs1 ^ imm
13. ori rd, rs1, imm # rd <- rs1 | imm
14. andi rd, rs1, imm # rd <- rs1 & imm
15. lw rd, imm(rs1) # rd <- memory[rs1+imm]
16. sw rs2, imm(rs1) # memory[rs1+imm] <- rs2
17. beq rs1, rs2, label # if (rs1==rs2) pc <- label
18. bne rs1, rs2, label # if (rs1!=rs2) pc <- label
19. jal rd, label # rd <- pc+4; pc <- label
20. lui rd, imm # rd <- imm,000000000000


# 命令の実行手順

- プログラムカウンタ (Program Counter)
  - ▶ 現在実行しようとしている命令が入っているメモリのアドレスを示す「プログラムカウンタ (PC)」と呼ばれる
- 命令の実行手順
  - ▶ メモリの中から命令を読み込み、それを解読し、実行し、次に実行しようとしている命令の番地を PC に記憶する、という手順を繰り返すことになります
- 例 : `add x3, x1, x2`      #  $x3 \leftarrow x1 + x2$ 
  - ① PC によって、メモリから命令をフェッチ (Fetch) する
  - ② レジスタ 1 と 2 に格納されている値を読み出す
  - ③ その 2 つの値を加算する
  - ④ 結果をレジスタ 3 に格納し、 $PC + 4$  を PC に記憶する

# 単一サイクル CPU



# 周波数と一サイクルの時間の関係





周波数  $F = 1\text{GHz}$ : 一周期の時間  $T = \frac{1}{1 \times 10^9} = 10^{-9}\text{s} = 1\text{ns}$

周波数  $F = 1\text{MHz}$ : 一周期の時間  $T = \frac{1}{1 \times 10^6} = 10^{-6}\text{s} = 1\mu\text{s}$



周波数  $F = 1\text{kHz}$ : 一周期の時間  $T = \frac{1}{1 \times 10^3} = 10^{-3}\text{s} = 1\text{ms}$

周波数  $F = 1\text{Hz}$ : 一周期の時間  $T = \frac{1}{1 \times 10^0} = 10^0\text{s} = 1\text{s (秒)}$



# RISC-V add, sub, slt, xor, or, and





# RISC-V slli, srli, srai



# RISC-V lui





# RISC-V addi, xori, ori, andi









# RISC-V lw





# RISC-V SW





# RISC-V beq, bne




# RISC-V jalr



# RISC-V jal




# RISC-V コンピュータ




CPU + 命令メモリ Imem + データメモリ Dmem

# RISC-V CPU とメモリの回路

単一サイクル RISC-V CPU + 命令メモリ + データメモリ




# RISC-V CPU



sc\_cpu の回路



# RISC-V コンピュータ



## sc\_computer の回路

# Quartus II の使い方

# シンボルファイルを作成

The screenshot shows the Quartus II 64-bit software interface. The title bar reads "Quartus II 64-Bit - C:/Users/yamin/Documents/cod\_riscv\_cpu/sc\_computer - sc\_computer". The menu bar includes File, Edit, View, Project, Assignments, Processing, Tools, Window, and Help. A search bar for altera.com is visible. The main workspace displays a Verilog code snippet for a 32-bit register:

```
d, clk, clrn, q); // a 32-bit register
[31:0] d; // input d
clk, clrn; // clock and reset
// output q
rn or posedge clk) // always statemen
// q = 0 if reset
q <= d; // save d
```

Overlaid on the screenshot are six numbered steps in blue boxes:

1. Quartus II 13.1 を起動
2. File ▶ New Project Wizard...
3. Working directory: cod\_riscv\_cpu  
Project name: sc\_computer
4. Open "dff32.v"
5. File ▶ Create/Update ▶ Create Symbol Files for Current File
6. すべてのファイルのシンボルを作成

The bottom right corner of the window shows "100%" zoom and "00:00:15" time.

# sc\_cpu と sc\_computer を作成


The screenshot shows the Quartus II 64-Bit IDE interface. The title bar reads "Quartus II 64-Bit - C:/Users/yamin/Documents/cod\_riscv\_cpu/sc\_computer - sc\_computer". The menu bar includes File, Edit, View, Project, Assignments, Processing, Tools, Window, and Help. The toolbar contains various icons for file operations and design editing. The main workspace is a grid with a schematic diagram. A component named "sc\_cpu" is visible, with signals like "a[31..0]", "clk", "clrn", "q[31..0]", "p4[31..0]", "alu[3..0]", "po[31..0]", "p[31..0]", "z", "funo7[6..0]", "funo3[2..0]", "opcode[6..0]", and "z" connected to it. A component named "sc\_computer" is also visible, with signals like "instr[6..0]", "instr[31..26]", "instr[14..12]", and "z" connected to it. The status bar at the bottom shows "603, 249", "100%", and "00:00:15".

1. File ► New... Block Diagram/Schematic File
2. Double-click inside the edit window
- Type "dff32" in Name field
3. Add wires and wire-names
4. Save as "sc\_cpu"
5. File ► Create/Update ► Create HDL Design File from Current File...
6. Do similar for "sc\_computer"

Choose Verilog HDL

# 課題 IV (100 点)

- 1 テストベンチ `regfile_tb.v` を使って、ModelSim で `regfile.v` をシミュレーションしなさい。



また、2~4ns、4~6ns、6~8ns、62~64ns、64~66ns ところの波形について、それぞれ説明しなさい。

- 2 回路図で `sc_cpu` を設計しなさい。